cern-rhino / elec / sch / config_lvl_xlator.Harness
48 B · raw
FPGA_CONFIG_BUS=CCLK,DIN,PROGRAM_B,DONE,INIT_B